Abstract—To estimate time complexity for a given algorithm is important for algorithm designers. Usually, time complexity means the “analytical” time complexity which needs to be proved by strict math derivation. We propose to estimate the “numerical” time complexity (NTC), which measures the minimum number of operations an algorithm has to spend, as well as capture the intrinsic laws of time complexity. The unique challenges include: (1) How to make a machine learning model has the same ability as a real-world CPU (2) How to measure the minimum number of required arithmetic operations for a given problem. To tackle these challenges, we first propose a memory-based recurrent calculation network to mimic the functions of CPU and then we propose a self-adaptive selection gate for deciding when the mimic calculation process should stop. In addition, we use a symbolic learning method to find the time complexity formula. We train and test our model on four basic algorithms: long integer addition, 1-dim max-pooling, outer product, and sorting. Experiment results demonstrate that our model can precisely predict the numerical time complexity as well as the time complexity formula for each algorithm. We also conduct many visualizations to prove the effectiveness and correctness of our model.

I. INTRODUCTION

When designing an algorithm, we have to try hard to make the time complexity as low as possible. But the analytical time complexity has to be calculated via a lot of math derivation. To alleviate the burden of time complexity calculation, we propose a new task, which estimates the numerical time complexity (NTC) (the minimum number of operation steps) for a given problem.

In our task, we take the input-output examples of a certain algorithm as the input of our model, and the model should be designed to answer the two questions: “how many operations at least should the given problem cost” and “what intrinsic law of time complexity does the given problem have.”

As far as we have studied, no previous work has proposed any methods for estimating time complexity or capturing the “intrinsic laws” of time complexity for a given problem. To take a specific example, in Figure 1, there is an addition task for 4-digit numbers. We would like to take one-digit addition as an elementary operation, and we can see that in Figure 1, it takes us 5 steps to obtain the final result. So in this case, the numerical time complexity is 5. Similarly, for 5-digit numbers addition, the numerical time complexity would be 6. When a model takes different lengths of input into consideration, it may find that n-digit addition task may have a time complexity of n + 1.

In general, there are several challenges for designing a numerical time complexity estimator:

(1) The generalization ability to different kinds of arithmetic operations: we hope that our model can act as a real CPU, which is easy to be generalized to many arithmetic operations.

(2) The judgment of when the program mimic process should stop: we hope that our model can find a proper stop point where the given problem can be solved successfully (which means the calculated result of each given input is exactly the same as the given output).

Some end-to-end approaches can learn simple arithmetic operations in a step-by-step manner, such as neural GPU [10], Neural Turing machine [5] and Lie-Access Neural Turing machine [16]. However, their architectures did not fully mimic the real CPU’s architecture, which makes them fail to complete...
some particular tasks such as max-pooling, outer product and sort.

To tackle these challenges, we follow the model of Neural Turing Machine [5] and propose a memory-based recurrent calculation network (MRCN) to estimate the numerical time complexity. MRCN use an LSTM-RNN architecture to mimic the performing process of assembly instructions. On the other hand, a series of memory network structures are also applied to mimic memories and registers of a real CPU. The neural mimic of CPU guarantees that MRCN can handle different kinds of arithmetic operation. In addition, we designed a self-adaptive selection gate for finding the numerical time complexity of the given problem. We conduct experiments on four basic algorithms: long integer addition, 1-dim max-pooling, outer product and sorting, and our model achieves good performance on all the four problems. Our model not only correctly predicts the numerical time complexity of the four problems, the general equations of time complexity are also captured.

II. RELATED WORK

To the best of our knowledge, we are the first to research about estimating time complexity for algorithms. Similar research topics includes neural program generation [2], [3] and neural algorithm learning [1], [5], [10], [11], [13], [14].

Neural program generation means to use neural network methods to generate code lines for specific problems. AI programmer [3] uses a genetic algorithm to search for a code sequence which can lead to the correct output. Deep coder [2] use a similar procedure, which takes neural network as a guide to search for a program with a set of input-output examples. However, due to the large search space, search based program generating methods have to limit the possible operations to a small scope and prevent the generated program from being too long.

Neural algorithm learning methods tend to learn “implicit code” and information of these codes are hidden in the neural network weights. Nearly all of these kinds of works take memory architecture as a component of the model. Neural Turing Machines (NTM) [5] is a differentiable end-to-end model which learn a series of read, write and memory access sequence. NTM uses attention mechanism to access the memory. The reinforcement learning version of NTM [18] uses reinforce algorithm to learn a “hard attention” to access the memory and has achieved reasonable performance. On the other hand, hierarchical attentive memory [1] uses hierarchical attention to learn a series of basic sequence transformations. Differentiable neural computer (DNC) [6] has multiple read heads and uses a “linkage-based addressing” mechanism to track consecutively used memory slots, which is an improvement of NTM. Also, Lie Access Neural Turing Machine (LANTM) [16] stores the memories in a Euclidean key space and uses a Lie group to manipulate the access to the memory.

Stack, Queue, DeQueue networks [7], [9] extends LSTM with a stack, a FIFO queue or a double-ended queue and has achieved good performance on several tasks such as sequence copying and bigram flipping.

Neural RAM [13] controls the shifting of pointers to an external variable-size random-access memory. Similarly, [17] use pointers to access non-differential memories and use reinforcement learning to train this model. An advantage is that they can guarantee constant time memory access.

Grid LSTM [11] and Neural GPU [10] can learn to multiply 15-digit decimal numbers. Among them, Neural GPU is especially suited for parallel computation. These models can be trained end-to-end and can correctly work out simple arithmetic problems.

Also, there are models which need to be trained by synthetic execution traces, such as NPI [15] and recursive NPI [4]. However, due to their requirement of strong supervision in the form of execution traces, they are not easy to be trained only be input-output examples.

Different from them, our work focuses on estimating the numerical time complexity for a given problem. In addition, we propose to use a symbolic learning method to capture the intrinsic law of the time complexity of a given problem. Our model mimics the currently multi-core CPU which have multiple read heads and multiple write heads with a register structure for the storage of intermediate result. These mechanisms make it possible for our model to complete an elementary operation in one read-write action.

III. ESTIMATING THE NUMERICAL TIME COMPLEXITY

A. Basic Calculation Process

According to its definition, time complexity is usually estimated by counting the number of elementary operations performed by an algorithm. Since an elementary operation takes a fixed amount of time to perform, the amount of time cost by the algorithm and the number of elementary operations differ by at most a constant factor.

To avoid the math derivation when computing analytical time complexity, we propose to count the number of necessary elementary operations for numerical time complexity. Usually, elementary operation means a set of operations including reading from memory and writing into the memory. Therefore, in
In this scenario, an elementary operation can represent nearly every one-digit arithmetic operation such as add, minus, multiply, shift, bitwise, compare, etc. Thus an algorithm can be regarded as a combination of many such elementary operations.

In this paper, we use a calculator cell to model the elementary operation as a neural version. After the input of the algorithm has been written into the memory, we use a calculator cell to decide on which place should the information be read from and where the calculated result should be written into. This process can continue for several iterations, and then we read the memory for the final result. The number of iterations is the numerical time complexity of the given problem. So our task is to estimate the minimum number of iterations under the precondition that the neural algorithm can make every example right. The process of the neural algorithm is shown in Figure 2.

### B. Memory-based Recurrent Calculation Network

In our model, the calculator cell is composed of a controller and a memory dispatcher, and it uses a register and a state to manipulate the read and write operations on the memory as is shown in Figure 3. The memory $M$ is a multi-column memory with $|r|$ columns for read and $|w|$ columns for write. Some columns are both for read and write, so the actual column number can be less than $|r| + |w|$. The size of the memory is $|M|$. Similar to the real CPU architecture, the register vector $r_t$ represents a group of registers, which records some intermediate result. The state records the calculation process which include 5 variants: the read content $C_r(t)$, the output gate $o_t$, the hidden state $h_t$, the pointer position $P_t$ and the deviant of pointer $d_{ptr}(t)$. The read content $C_r(t)$ represents what has just been read from the memory. $o_t$ and $h_t$ are the same as in LSTM cell [8]. The pointer position $P_t$ contains a bunch of read pointers and write pointers: $P_t = [r_1, \cdots, r_{|r|}, w_1, \cdots, w_{|w|}]$, these pointers represent the memory position where the model intends to read or write. And the deviant of pointer $d_{ptr}(t)$ has the same size as $P_t$, which measures the movement of each pointer in each time step.

Note that register is very important for many tasks like add and sort because they always require a structure to store the carry bit or the swap operation’s temporary variant. On the other hand, single memory would make the read/write heads confused about the storage boundary of different inputs and output. Our multi-column memory provides more reasonable data storage so that tasks like outer product can be easily completed.

1) **Controller**: The controller is an LSTM cell, which takes the register and part of the state (read content, output gate and hidden state) as input. We concatenate all the inputs together as:

$$I_{t-1} = [r_{t-1}, C_{r(t-1)}, o_{t-1}, h_{t-1}]$$  \hfill (1)

And the controller’s output and hidden state can be calculated as:

$$\begin{bmatrix} i_t \\ f_t \\ o_t \\ c_t \end{bmatrix} = \begin{bmatrix} \sigma \\ \sigma \\ \sigma \\ \tanh \end{bmatrix} \left( W_I \cdot \begin{bmatrix} h_{t-1} \\ I_{t-1} \end{bmatrix} + b_I \right)$$  \hfill (2)

$$c_t = i_t \odot \tilde{c}_t + f_t \odot c_{t-1}$$  \hfill (3)

$$h_t = o_t \odot \tanh(c_t)$$  \hfill (4)

Where $i_t$, $f_t$ and $\tilde{c}_t$ represent for the LSTM’s input gate, forget gate and memory cell, respectively.

Since the controller manipulates everything in the calculation process, we need to use a linear layer to analyze the implicit information in $o_t$. As is shown in Figure 3, we have five different variants in $o_t$: the write content $C_w$, two temperature variants $\beta_r$, $\beta_w$, the deviant of pointer $d_{ptr}$ and the register value $R_t$. $C_w$ is the value what controller is going to write into the memory, $\beta_r$ and $\beta_w$ decides how “sharp” is a distribution, the larger $\beta$ is, the sharper the distribution is. $d_{ptr}$ represents the pointer movement of the next time step. $R_t$ will be written into the register as the latest value.

2) **Memory dispatcher**: As is illustrated in Figure 3, the memory dispatcher takes the write content, the current pointer position, the pointer deviant, and the two temperature variants as input. The memory dispatcher controls the reading and writing operations on multi-column memory according to the
read heads and write heads. The read heads are calculated according to the sum of current pointer $P_{t-1}$ and the deviant $d_{p(t-1)}$, we select the read pointers $r_1, \cdots, r_n$ from the sum and transform them to a series of sharp distributions as is shown in Figure 4. The distribution $A_{r_i} \in \mathbb{R}^{[M]}$ is calculated as follows:

$$A_{r_i} = \frac{\exp\{s_r(i)\}}{\sum_j \exp\{s_r(j)\}}; \quad s_r(j) = -\beta_r(j - r_i)^2$$ (5)

According to Eq 5, in vector $A_{r_i}$, the value corresponds to position $r_i$ is the largest and it becomes smaller as the distance to position $r_i$ gets longer. Specifically, $eta_r$ is a trainable parameter, which can be used to tune the sharpness of the distribution, $A_{r_i}$ will become closer and closer to one-hot vector as $eta_r$ gets larger and larger. Therefore, when we multiply the distribution $A_{r_i}$ and the $i$-th column readable memory, we obtain the $i$-th read value:

$$C_{r(t)}(i) = A_{r_i} \ast M_r(i)$$ (6)

Similarly, the write heads are calculated according to the current pointer $P_{t-1}$, and the write distribution is calculated as:

$$A_{w_i} = \frac{\exp\{s_w(i)\}}{\sum_j \exp\{s_w(j)\}}; \quad s_w(j) = -\beta_w(j - w_i)^2$$ (7)

The write content $C_w$ contains $|w|$ values. We write the $i$-th content into the memory as follows:

$$M_{w(t)}(i) = C_w(i) \ast A_{w_i} + M_{w(t-1)}(i) \ast (1 - A_{w_i})$$ (8)

Besides, we would like to point out that our MRCN is inspired by the Neural Turing Machine [NTM] [5] and Differential Neural Computer [DNC] [6]. NTM contains a controller to manipulate the movement of a read head and a write head. Likewise, we design the controller as a much more powerful component mimics the currently multi-core CPU, which can simultaneously manipulate the movement of multiple read heads and multiple write heads by the pointer deviant. DNC uses a “linkage-based addressing” to tract consecutively used memory slot. Although efficient in some tasks, it is different from the architecture of a real CPU, which is not convenient for us to estimate the time complexity. Therefore, we use the deviant of the pointer as a mimic of the real CPU architecture.

C. Self-adaptive Selection Gate

We propose a self-adapted selection gate to select a minimum time step number to finish a given problem.

For estimating the numerical time complexity, we first assume that the time complexity satisfies an equation, an example of polynomial complexity is shown as follows:

$$C(n) = n^a + b$$ (9)

where $n$ is the input vector’s length, $a$ and $b$ are trainable parameters. Also, the complexity function can be logarithmic-like: $C(n) = n^a \log n + b$. NTC is the value of $C(n)$.

Then we set an maximum step number $L$, which guarantees $C(n) < L$. And then we use the same method as in Eq 5 and Eq 7 to generate a self-adaptive selection gate $g_n \in \mathbb{R}^L$ with the sharpest position at $C(n)$.

$$g_n = \frac{\exp\{s_g(i)\}}{\sum_j \exp\{s_g(j)\}}; \quad s_g(j) = -\beta(j - C(n))^2$$ (10)
where $\beta$ is a trainable parameter. As is shown in Figure 5, in each time step $t$, we can read an output vector $y_t$ from the writable memory. Given the input-output example $(x, y)$, we can calculate the loss at input length $n$ as:

$$J_n = \sum_t ||y - y_{nt}||^2 g_n(t)$$  \hspace{1cm} (11)

During the training process, $g_n$ can be tuned to guarantee the sharpest position has the lowest loss.

D. Training

For each input length $n$, we have a corresponding training objective $J_n$. We split the input $x$ into separate digits. Note that $x$ may contain multiple numbers,

$$x = \{x_1, x_2, \cdots\} = \{(x_1(1), \cdots, x_1(n)) \}, \{(x_2(1), \cdots, x_2(n))\}, \cdots\}$$

where $x_{i(j)}$ is a 10-dim one-hot vector represents the $j$-th digit (count from the lowest digit) of the $i$-th input number. For example, the first digit of number 12345 is 5. After we input one digit, we put it into the corresponding readable memory by directly copying. The training input-output examples can be of any length, and then for each length $n$ we use calculator cell to deal with the memory for $L_n$ times. Finally, we use the self-adaptive selection gate to obtain $J_n$. The general loss function is as follows:

$$J = \sum_i N_i \left(J_i + \lambda C(i)\right)$$  \hspace{1cm} (12)

where $N_i$ is the number of examples with length $i$. The regularization term is to find the minimal numerical time complexity. We used Adam [12] as the optimization algorithm.

IV. Experiments

In this section, we conduct experiments to show that our model can successfully learn arithmetic algorithms and exactly predicts the numerical time complexity. We start with four tasks we focused on: long integer addition, 1-dim max-pooling, outer product, and sorting. For evaluation, we create standard datasets for each of the four tasks. Then, to demonstrate the generality of the model, we present a series of “train short test long” experiments to show its effect on much more challenging tasks.

<table>
<thead>
<tr>
<th></th>
<th>add</th>
<th>pool</th>
<th>outer product</th>
<th>sort</th>
</tr>
</thead>
<tbody>
<tr>
<td>Neural GPU</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>NTM</td>
<td>¬</td>
<td>¬</td>
<td>¬</td>
<td>✓</td>
</tr>
<tr>
<td>Lie-NTM</td>
<td>✓</td>
<td>¬</td>
<td>¬</td>
<td>✓</td>
</tr>
<tr>
<td>MRCN-reg</td>
<td>¬</td>
<td>✓</td>
<td>✓</td>
<td>¬</td>
</tr>
<tr>
<td>MRCN (1M)</td>
<td>✓</td>
<td>¬</td>
<td>¬</td>
<td>✓</td>
</tr>
<tr>
<td>MRCN</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

TABLE I

THE PERFORMANCE OF DIFFERENT CALCULATION MODELS ON 4 TASKS.

✓ MEANS THE MODEL CAN ACHIEVE AN EM OF 100% ON THIS TASK.

“REG” MEANS TO EXCLUDE THE REGISTER STRUCTURE. “(1M)” MEANS ONLY HAVE ONE MEMORY, THE READ HEADS AND WRITE HEAD ARE ALL ON THE SAME MEMORY.

A. Dataset

Since the four tasks are all concrete arithmetic algorithms with a precise definition, it’s very easy to automatically generate a large dataset. For different tasks, the digit numbers of input and output may be different. Given two integer inputs of length $n$, the output of the addition algorithm may have length $n + 1$, the outer product algorithm may have length $n^2$. For the pooling and sorting algorithm, there is only one input, both input and output have length $n$. In our experiments, $n$ can be 4, 5, ⋯, 10, and for the four tasks, we randomly sample 35,000 input-output examples for each length of numbers and split the examples to training set (20,000 cases), dev set (5,000 cases) and test set (10,000 cases).

B. Evaluation Metrics

To evaluate our model as a neural calculator, we leverage the exact match [EM] as evaluation metric, which measures the percentage of model outputs that match the ground truth outputs exactly. Macro-averaged digital accuracy measures the average overlap between the model output and ground truth output. We treat the model output and the ground truth as bags of tokens, and compute the accuracy of corresponding positions, then average over all of the examples. Micro-averaged digital accuracy treats all model outputs and all ground truth outputs as a whole bag of tokens and compute the accuracy of corresponding positions.

C. Model Ability

According to Table I, we compared the performance of our model with some baseline models. We can see that MRCN is the only model which can perfectly complete all of the four tasks. Some ablation tests are also conducted. Without the register structure, our model cannot perform well on add and sort tasks. When we use only one memory, we found that our model cannot complete all tasks except for addition. To conduct time complexity estimation, we must first guarantee that the model is able to achieve 100% EM. So according to the above result, MRCN is the most appropriate model.

D. Addition

We choose long integer addition task to test our model because addition is a fundamental task, and for n-digit addition, the time complexity is $O(n)$. Addition task needs two readable memories, each has a read head, and a writable memory with a write head. Usually, we add numbers of the same length, but 0s are allowed to appear at the start. For example, 62345 + 82861 = 145206.

As is shown in Table II, we use three possible time complexity equations to see if our model can predict the parameters exactly. All of these parameter estimation results are recorded when the model achieves an EM of 100% on the test set. According to the polynomial equation results $[n^a + b]$, when we use single-length examples to train our model (add@4, ⋯, add@10) and use single-length examples to test, our model tends to predict the correct NTC for all of the experiments. However, although NTC is correct, there are big differences.
between the predicted equations and the ground truth equation 
\( C(n) = n + 1 \). When we use multiple-length examples to 
train our model (\text{add@4,5} \Rightarrow 5, \text{add@4,5,6} \Rightarrow 6, \text{add@4-10} \Rightarrow 8), we found that the predicted equation is much closer 
to the ground truth. Especially, we found that larger variety 
of different lengths of training examples may lead to more 
accurate estimation, for example, “\text{add@4-10} \Rightarrow 8” estimates 
the time complexity as \( n^{1.01} + 1.10 \), which is very close to 
\( n + 1 \).

We also use logarithm-like equation \([n^c(\log n)^d + b]\) for 
evaluation. When using single-length training examples, the 
model tends to tune parameters \( c, d, b \) to make NTC correct. 
And multi-length training examples can contribute to finding 
a “general law” of the algorithm’s time complexity. For example, 
“\text{add@4-10} \Rightarrow 8” tends to predict the exponential of \( n \) to be 
close to 1 and the exponential of \( \log n \) to be close to 0, which fits 
for our expectation.

For testing our model on a more general perspective, we 
combine the polynomial equation and the logarithm-like 
equation together as \( n^a + n^b(\log n)^c + d \) to see if our model 
can find the correct law. The result in Table II turn out 
to be unexpected but reasonable. We compare the predicted 
equations by “\text{add@4,5,6} \Rightarrow 6” and “\text{add@4-10} \Rightarrow 8” with the 
ground truth equation in Figure 6. Easy to show, the equation 
trained by length 4, 5, 6 is very close to the line of ground 
truth, especially when \( n \) is near 4, 5 and 6. On the other hand, 
the equation trained by 4 – 10 is nearly the same as the ground 
truth when \( n \in [1, 10] \). These experiment results illustrate that 
our model can exactly predict the time complexity of long 
integer addition task.

We also visualize the movement of the read heads and write 
head in Figure 7. There are two examples of length 4 and 
length 10. According to the figure, we found that the two read 
heads read two operands from two readable memories and 
write the computing result to the corresponding position in 
the writable memory in the next elementary operation, which 
is the same as the addition procedure.

### E. 1-dim Max-pooling

The second task is 1-dim max-pooling, for length \( n \) input, 
the complexity is \( O(n) \). In this task, we have one readable 
memory and one writable memory. The difference between 
max-pooling and the previous task is that max-pooling requires 
multiple read heads in one readable memory. We set the 
pooling window to 3, so there are three read heads in the 
readable memory. An example of max-pooling is shown as 
follows, if there is not enough element in the pooling window, 
we would pad it with 0:

| Input: 1 2 4 3 6 1 9 6 | Output: 2 4 4 6 6 9 9 9 |

![Fig. 6. The comparison of time complexity equations: predicted vs. ground truth.](image)

![Fig. 7. Long integer addition task: The visualization of read heads’ and write head’s movement. (a) is for length 4 and (b) is for length 10.](image)
For simplicity, we only list the parameter estimation result for polynomial time complexity equation in Table III. Since the ground truth is $C(n) = n$, our model with multiple-length training examples (“pool@4,5,6 ⇒ 6” and “pool@4-10 ⇒ 8”) has made a very accurate estimation. The predicted NTC is also exactly as the ground truth.

We also visualize the movement of the read heads and the write heads in the max-pooling task. As shown in Figure 8, at the beginning of the calculation process, the three read heads are all at memory position 0. After a time step, the three read heads automatically scattered to three adjacent positions (which is exactly the way max-pooling does). And after dealing with the three read contents with the calculator cell, the write contents would be written into the middle position of the three read heads’ position one-time step later, which is also the same as the max-pooling task. This experiment shows our model’s power in the max-pooling task.

**F. Outer Product**

Outer product is the tensor product of two coordinate vectors. For two vectors $u$ and $v$, their outer product $u \otimes v$ is a matrix $w$ which satisfies $w_{ij} = u_i v_j$. Its time complexity is $O(n^2)$. Similar to the addition task, outer product also has two readable memory storing two input vectors respectively, and a writable memory prepared for the result. Each readable memory has a read head and the writable memory has a write head. The time complexity equation learning result is shown in Table IV. We can see that the model trained by multiple-length examples figures out the intrinsic law of outer product. The time complexity estimated by “out@4,5,6” ($C(n) = n^{1.9998} + 0.1411$) is very close to the ground truth. In Figure 9, we visualize the movement of the read heads and write head. Their movement also fits with our anticipation. In particular, the first read head keeps in the same position waiting for the second read head to iterate over the input sequence, which means the controller can learn to manipulate read heads to stop moving forward at a proper time.

**G. Sorting**

In the sorting task, we rearrange a given array to ascending order. In our model, it needs two memories, one is readable and the other is both readable and writable since sorting needs to compare between input and output elements. The averaged time complexity of sorting is $\Theta(n \log n)$ (quick sort (avg), heap sort and merge sort), the worst-case complexity is $O(n^2)$ (bubble sort, insertion sort, quick sort (worst)).

For comparison, we also calculate the NTC of quicksort. We take swap operation and compare operation as elementary operations. Then we randomly sample more than 100,000 examples and use quick sort to rearrange the input sequence to ascent order. We compute the average number of elementary operations during quick sort process and list the result in the last column of Table V.

In Table V, we use three different equations to fit the time complexity of sorting. In the experiment result of equation $C(n) = n^a + b$, we find there is a big difference among different sets of parameters estimated by different model settings. For example, $a$ (the exponent of $n$) ranges from 1.49 ~ 1.63. Even in the experiments with multiple-length training input, the difference between highest value and lowest value of $a$
is about 0.2, which is much larger than 0.09 in addition task and pooling task. This phenomenon shows that equations with the form \( n^a + b \) do not fit for the sorting task. According to the parameter estimation result of logarithm-like equation \( n^a (\log n)^b + c \) in Table V, we find our model tends to keep the exponent of \( n \) and \( \log n \) to be very close. In addition, when the length of the input sequence is short (shorter than 8), the NTC estimated by our model is less than the quicksort, and when the length of the input sequence is longer than 8, our NTC is larger than quicksort. This phenomenon shows that although our model is faster than quicksort algorithm in short-length sequence sorting, the complexity of the sorting algorithm designed by our model is still a bit larger than quicksort algorithm. When dealing with long sequences, our model cannot beat quicksort. This experiment tells us that when the length of test examples is short (shorter than 8), the parameters tend to be higher than bubble sort (0.5 and \(-0.5\)). When the length of test examples are longer than 8, the estimated parameters tend to be lower than bubble sort. This phenomenon tells us that the sort algorithm our model has learned is better than the bubble sort in long sequences.

V. CONCLUSION

In this paper, we propose a computation model which mimics the procedure of CPU when solving arithmetic problems. We design a controller and a memory dispatcher as our calculator cell. Then we propose a self-adaptive selection gate to predict the numerical time complexity and estimate the parameters of time complexity equations. We use four arithmetic tasks to test our model: long integer addition, 1-dim max-pooling, outer product and sorting. We estimate the parameters of time complexity equations for the four tasks and found that our model can precisely find the general laws of these tasks and predict the correct equations. We also visualize the movement of read heads and write heads of some tasks, and they appear to move exactly as we have expected.

TABLE V

<table>
<thead>
<tr>
<th>n^a + b</th>
<th>n^a (\log n)^b + c</th>
<th>Quick Sort</th>
<th>Bubble Sort</th>
</tr>
</thead>
<tbody>
<tr>
<td>( a )</td>
<td>( b )</td>
<td>NTC</td>
<td>( c )</td>
</tr>
<tr>
<td>sort@4</td>
<td>1.5330</td>
<td>0.0283</td>
<td>8</td>
</tr>
<tr>
<td>sort@5</td>
<td>1.5120</td>
<td>-0.1030</td>
<td>11</td>
</tr>
<tr>
<td>sort@6</td>
<td>1.5784</td>
<td>-0.4175</td>
<td>16</td>
</tr>
<tr>
<td>sort@7</td>
<td>1.6012</td>
<td>0.2123</td>
<td>23</td>
</tr>
<tr>
<td>sort@8</td>
<td>1.5765</td>
<td>0.9523</td>
<td>28</td>
</tr>
<tr>
<td>sort@9</td>
<td>1.5608</td>
<td>0.2334</td>
<td>33</td>
</tr>
<tr>
<td>sort@10</td>
<td>1.5816</td>
<td>-0.2336</td>
<td>38</td>
</tr>
<tr>
<td>sort@4.5 ( \Rightarrow ) 5</td>
<td>1.4825</td>
<td>0.3599</td>
<td>11</td>
</tr>
<tr>
<td>sort@4.5 ( \Rightarrow ) 6</td>
<td>1.5358</td>
<td>0.6740</td>
<td>16</td>
</tr>
<tr>
<td>sort@4 ( \Rightarrow ) 8</td>
<td>1.6031</td>
<td>0.9631</td>
<td>29</td>
</tr>
</tbody>
</table>

ACKNOWLEDGEMENTS

Our work is supported by the National Key Research and Development Program of China under Grant No.2017YFB1002101.

REFERENCES


