The Effect of Gate Layout on Responsitivity of MOSFET THz Detector

P. Kopyt¹, D. Obrebski², P. Zagrajek³ and J. Marczewski²

¹ Institute of Radioelectronics, Warsaw University of Technology, Warsaw, Poland

² Institute of Electron Technology, Warsaw, Poland

³ Institute of Optoelectronics, Military University of Technology, Warsaw, Poland

*Abstract***— In this paper an attention is paid to the existence of parasitic elements in a typical n-channel MOSFET devices that are often employed in sub-THz detectors and the role they play in when such devices are employed at sub-THz frequencies. An effective circuit model of such a structure was constructed. The most of the effort was put to investigate the influence of the layout of the MOSFET's Gate on the expected responsivity of the detector. In particular, attention was paid to the contacts between the metallization layer (MET) that connects the Gate to the outside world, and the polysilicon (POLY) layer that forms the actual Gate in a typical MOSFET.**

I. INTRODUCTION

mass-produced imaging detectors working in the sub-THz frequency range were only possible after the sub-**THz** detection mechanism applicable also to the metalmass-produced imaging detectors working in the sub-
THz frequency range were only possible after the sub-
oxide-semiconductor field-effect transistors (MOSFETs) has been reported in the literature in [1] and analyzed later in a number of papers dedicated to the underlying physics of the mechanism [2]-[4]. However, all the reported circuits based on MOSFETs seem to rely on a rough 1-dimensional model of the detection mechanism itself, which is difficult to employ in order to predict the effect of various technological parameters of MOSFETs on the responsivity of detectors built using the devices.

In this paper an attention is paid to the existence of parasitic elements in all typical n-channel MOSFET (n-MOSFET) devices that are often employed in sub-THz detectors and the role they play in the effective input impedance that should be expected from typical MOSFETs employed at sub-THz frequencies. An effective circuit model of the MOSFET is constructed, which is an extended version of a model shown in [5]. The model is used to obtain an improved estimation of the responsivity of a detector built of an antenna fabricated on a thinned-down substrate and monolithically integrated with a MOSFET. The most effort was put to investigate the influence of the layout of the Gate in a MOSFET. In particular, attention was paid to role of the contacts between the metalization layer (MET) connecting the Gate to the outside world, and the polysilicon (POLY) layer that forms the actual Gate in a typical MOSFET. The number of the MET-POLY contacts influences the in-series Gate resistance R_g and, depending on other parasitics present on the MOSFET structure, may adversely affect the responsivity of the detector to the sub-THz signals.

Additionally, the extended model accounts for parasitic capacitance between the POLY layer and the p-well ($c_{POLY-PW}$), the capacitance between the MET layer and the p-well (*cMET-PW*) as well as capacitances formed by the POLY layers overlapping with the n^2 -doped contact areas for Drain and the Source.

II. MODEL OF A MOSFET

A construction of a typical n-MOSFET gives rise to a number of effects that result in increased losses particularly when the device is subjected to signals of frequencies from the sub-THz range. A vertical cross-section through a transistor of this type is shown in Fig. 1a. together with lumped elements that represent the loss mechanisms spread over the structure. The ensuing effective circuit model of the structure is presented in Fig. 1b. with the channel replaced using the transmission-line theory with a impedance matrix Z_c given as:

$$
Z_C = \begin{bmatrix} Z_0 \coth(\gamma_0 L) & Z_0 \tanh(\frac{\gamma_0 L}{2}) \\ Z_0 \tanh(\frac{\gamma_0 L}{2}) & 2Z_0 \tanh(\frac{\gamma_0 L}{2}) \end{bmatrix},
$$
(1a)

where

$$
Z_0 = \sqrt{\frac{r_0}{j\omega c_0}}, Y_0 = \sqrt{r_o j\omega c_0}, r_0 = \frac{1}{n^{(2D)}e\mu W}, c_0 = \frac{\varepsilon_0 \varepsilon_r W}{d} (1b)
$$

with unit resistances $r₀$ and shunt capacitances $c₀$ of the channel, $n^{(2D)}$ being an effective 2-dimensional gate-bias

Fig. 1. a) A simplified view on a n-MOSFET fabricated on a p-type well with two ohmic contacts to Source and Drain and poly-silicon Gate on thin gate oxide shown together with basic mechanisms responsible for parasitic losses indicated and b) an effective circuit model of a typical MOSFET as seen through the G-S electrodes.

dependent carrier concentration in the channel, *e* is the elementary charge, *μ* is the carrier mobility in the channel, *L* and *W* are the channel length and width, and *d* is the thickness of the oxide layer, while ε_r is the relative permittivity of SiO₂.

A major loss mechanism – as explained in [5] – are the *Cgs0* and *Cgd0* capacitances that are linearly dependent on *W*. Their existence are a result of lateral diffusion of dopants in the contact areas n^+ under the gate oxide layer, which forms capacitors with metals plates separated only with extremely thin gate oxide. In reality, the structure is made more complex with an addition of a number of MET-POLY contacts. They may reduce *N*-fold (*N* being the number of contacts) the gate access resistance *Rg*.

However, at the same time they also increase the *Cgs0* capacitance by increasing the surface area of the POLY layer (the upper plate of an added capacitor) located over the p-well surface (the lower plate of that capacitor). As a result, the input capacitance C_{gs0} is defined as

$$
C_{gs0} = C_{gs1} + C_{gs2} + C_{gs3} + C_{gs4},
$$
 (2)

with

$$
C_{gs1} = c_{gs0} \times W,\tag{3a}
$$

$$
C_{gs2} = c_{POLY.PW} \times A_c \times N,
$$
\n(3b)

$$
C_{gs3} = c_{POLY.PW} \times L_w \times L,\tag{3c}
$$

$$
C_{gs4} = c_{MET-PW} \times A_c \times (4 - N), \tag{3d}
$$

where C_{gs1} is the gate overlap capacitance, C_{gs2} is a similar capacitance but formed by the POLY layer that surrounds each MET-POLY contact and is separated from the p-well by the oxide layer, C_{gs3} is a capacitance formed by the POLY track, while *Cgs4* is residual capacitance formed by the gate contact metallization layer (with surface area equal to ca. 4 contacts *Ac*) over the p-well. Thus, *Cgs4* falls as the number of MET-POLY contacts increase and the MET layer is effectively screened by the POLY layer of the *Cgs2* capacitance.

The parameter c_{gs0} is the unit parasitic capacitance dependent of the CMOS technology involved (after [5] it can be approximated as $1.4 \times W$, while $c_{POLY-PW}$, A_c and L_w are parameters defined for a given manufacturing process and describe, respectively, a unit capacitance between the POLY layer and the p-well surface, the minimum surface area of a single contact $(A_c = A \times A)$, and the length of the distance between the contact and the edge of the gated region.

III. RESULTS

The analysis involved structures of varying number of the MET-POLY contacts. Two such exemplary layouts are shown in Fig. 2a. The MET layer is show in dark blue, while the POLY layer is show in red and the MET-POLY contacts are shown in light gray. The modification of *N*, the surface area of the MET and the POLY layers as well as the channel area affect the parasitic resistances and capacitances present in the detecting structure. All these effects lead to a change in the amplitude of the THz signal voltage v_c . According to [2], the voltage is directly responsible for the photo-detection signal $\Delta U = e|v_c|^2 / (4k_B T)$, where k_B is the Boltzman constant and *T* | is the temperature of the channel.

The performance of MOSFET-based detector can, thus, be analyzed by observing the behavior of $|v_c|$ as a function of N at a selected frequency of $f = 335$ GHz. Fig. 2b shows (normalized to maximum) the predicted amplitude $|v_c|^2$ in a | structure excited trough the G-S pads with a signal of amplitude $|v_{gs}| = 1$ V.

The increase of the parasitic capacitances, which follows the growing number of the MET-POLY contacts, leads to estimated reduction of the $|v_c|$ by over 20%, despite the reduction of access resistance R_g . Thus, it seems that an effective way to increase the responsivity of detectors built using MOSFET devices is minimizing the area of their channel, even if this leads to a substantial reduction of the number of MET-POLY contacts and a slight increase of the *R^g* resistance.

Acknowledgments: This work was supported by the Polish National Science Centre with grant no UMO-2012/05/B/ST7/02112.

REFERENCES

- [1] M. I. Dyakonov, M. S. Shur, "Shallow Water Analogy for a Ballistic Field Effect Transistor", *Phys. Rev. Lett*., vol. 71, pp. 2465, 1993.
- [2] W. Knap, et al., "Non-resonant Detection of Terahertz Radiation in Field Effect Transistors," *J. Appl. Phys*, vol. 91, no. 11, Jun. 2002, pp. 9346- 9353.
- [3] D. Veksler, et al., "Detection of Terahertz Radiation in Gated Two-Dimensional Structures Governed by DC Current," *Physical Review B*, vol. 73, 2006, pp. 125328.
- [4] A. Lisauskas, et al., "Rational design of high-responsivity detectors of terahertz radiation based on distributed self-mixing in silicon field-effect transistors," *J. Appl. Phys*. vol. 105, no. 114511 (2009)
- [5] P. Kopyt, et al., "Parasitic Effects Affecting Responsivity of Sub-THz Radiation Detector Built of a MOSFET," *Intl. J. of Infrared, Millimeter, and THz Waves*, accepted for publication.

Fig. 2. a) The layouts of a MOSFET employing 4 or 1 contact between the Gate metallization layer and Gate poly-silicon layer and b) the channel voltage $|v_c|^2$ on an exemplary 6 μ m \times 3 μ m MOSFET channel versus the number of MET-POLY contacts.