

BiCMOS Integrated Waveguide Power Combiner at Submillimeter-Wave Frequencies

M. Alonso-delPino, D. Cavallo, H. Thippur-Shivamurthy, H. Gao and M. Spirito
Delft University of Technology

Abstract—This contribution presents the development of an integrated power combiner in Bi-CMOS technology employing artificial dielectric layers (ADLs) at submillimeter wave frequencies. The power is gathered from frequency multiplier chains into a single waveguide which is loaded with ADL in order to reduce the structure footprint.

I. INTRODUCTION

Bi-CMOS technology recent advances [1, 2] have allowed the development of integrated heterodyne generators and receivers in the sub-millimeter band for communications, sensing and imaging applications. However, sub-mmwave system realized in this technology are still hampered by the limited power available due to the f_T/f_{max} and parasitic loading to the active device. Hence, compact and low loss power combiners are required to increase the output power delivered from the active devices.

Conventional microstrip line combiners exhibit high losses and require large area consumption at millimeter-waves [3, 4]. For instance, the already compact 8:1 Wilkinson combiner, presented in [4] requires an area of circa $0.1 \times 1\text{mm}^2$.

In this contribution a new structure, fully compatible with integrated technology fabrication rules and requirements, improving the compactness of power combining with tolerable losses over larger bandwidths, is presented.

II. WAVEGUIDE POWER COMBINER

The proposed power combiner concept, designed at 300 GHz, gathers the power from different integrated active frequency multiplier chains into a single waveguide as shown in Figure 1. The integrated active components are designed and integrated below the waveguide level to make the structure compact. Based on the available drive power and harmonic-balance simulations of the doubler circuit, an output power larger than -3 dBm can be obtained with an 8 dBm drive signal. The waveguide cutoff frequency will filter the 150 GHz spurious harmonic generated by the doubler.




Figure 1. Simplified schematic of the power combiner structure.

From each frequency multiplier chain, a pin goes from the

output pad of the SiGe HBT transistor collector to the input of the waveguide. The feeding pins are equally spaced within the waveguide as it is shown in Figure 2, and excite the fundamental TE_{01} mode. The waveguide is integrated within the BiCMOS wafer using Metal 2 and the top metal layer AlCap, see Figure 3. Metal 1 layer is left free for the circuit implementation. Thus, the maximum height of the waveguide is around 9.5 μm . The walls of the waveguide are implemented using metal vias pins that go from metal 2 to AlCap layer, as shown in Figure 2, and provide a good confinement of the field inside the structure.




Figure 2. Structure of the power combiner waveguide end.

An artificial dielectric layer (ADL) [5 - 7] allows to enhance the permittivity of the substrate, in this case SiO_2 which has a relative permittivity of $\epsilon_r = 4$. The ADL layer is implemented by the use of metal pins going from Metal 3 to Metal 6 in the BiCMOS stratification (see Figure 3), leaving a small gap top and bottom of the pin to the waveguide walls. The electric field is confined within this gap creating a capacitive effect which provides a slow-wave propagation; and thus, the substrate behaves as dielectric with higher permittivity.




Figure 3. Metal stack of the BiCMOS technology wafer.

The enhancement of the permittivity can be controlled by varying the distance between the ADL pins as shown in Fig. 2 (Right). The maximum (effective) permittivity that can be achieved with the current BiCMOS technology is around 15. The higher the enhancement the more compact the structure becomes, it reduces both, the transversal and longitudinal dimensions of the waveguide. However, the finite conductivity of the metal in this structure adds up to $2.5\text{dB}/\lambda_g$ of Ohmic losses. Therefore, there is a tradeoff between the losses and compactness of the structure achieved.




Figure 4. Effective permittivity as a function of the ADL pin separation.

In this contribution we will show the design and implementation of both: the electric circuit and the waveguide structure, as well as their tradeoffs and challenges.

REFERENCES

- [1] Heinemann, B.; Barth, R.; Bolze, D.; Drews, J.; Fischer, G.G.; Fox, A.; Fursenko, O.; Grabolla, T.; Haak, U.; Knoll, D.; Kurps, R.; Lisker, M.; Marschmeyer, S.; Rußcker, H.; Schmidt, D.; Schmidt, J.; Schubert, M.A.; Tillack, B.; Wipf, C.; Wolansky, D.; Yamamoto, Y., "SiGe HBT technology with fT/fmax of 300GHz/500GHz and 2.0 ps CML gate delay," Electron Devices Meeting (IEDM), 2010 IEEE International , vol., no., pp.30.5.1,30.5.4, 6-8 Dec. 2010
- [2] Ojefors, E.; Heinemann, B.; Pfeiffer, U.R., "Active 220- and 325-GHz Frequency Multiplier Chains in an SiGe HBT Technology," Microwave Theory and Techniques, IEEE Transactions on , vol.59, no.5, pp.1311,1318, May 2011
- [3] Choul-Young Kim; Dong-Woo Kang; Rebeiz, G.M., "A 44–46-GHz 16-Element SiGe BiCMOS High-Linearity Transmit/Receive Phased Array," Microwave Theory and Techniques, IEEE Transactions on , vol.60, no.3, pp.730,742, March 2012
- [4] Kwang-Jin Koh; Rebeiz, G.M., "A Q -Band Four-Element Phased-Array Front-End Receiver With Integrated Wilkinson Power Combiners in 0.18- um SiGe BiCMOS Technology," Microwave Theory and Techniques, IEEE Transactions on , vol.56, no.9, pp.2046,2053, Sept. 2008
- [5] Cavallo, D.; Syed, W.H.; Neto, A., "Closed-Form Analysis of Artificial Dielectric Layers—Part I: Properties of a Single Layer Under Plane-Wave Incidence," Antennas and Propagation, IEEE Transactions on , vol.62, no.12, pp.6256,6264, Dec. 2014
- [6] D. Cavallo, W. H. Syed, and A. Neto, "Closed-Form Analysis of Artificial Dielectric Layers—Part II: Extension to multiple layers and arbitrary illumination," IEEE Trans. Antennas Propagation., vol. 62, no. 12, pp. 6265-6273, Dec. 2014.
- [7] Niembro-Martin, A.; Nasserddine, V.; Pistono, E.; Issa, H.; Franc, A.-L.; Vuong, T.-P.; Ferrari, P., "Slow-Wave Substrate Integrated Waveguide," Microwave Theory and Techniques, IEEE Transactions on , vol.62, no.8, pp.1625,1633, Aug. 2014